

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

A JOINT PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY

THE IEEE COMPUTER SOCIETY

THE IEEE SOLID-STATE CIRCUITS SOCIETY



CAS

IEEE COMPUTER SOCIETY

IEEE SOLID-STATE CIRCUITS SOCIETY

JUNE 2026

VOLUME 34

NUMBER 6

IEVSE9

(ISSN 1063-8210)

REGULAR PAPERS

Analog and Mixed-Signal

- A 0.2%-THD Sinusoidal Signal Generator With First-Order Analog Interpolation Over More Than Three Frequency Decades for EIS Applications F. Gagliardi, A. Ria, M. Piotto, and P. Bruschi 1698

Deep Neural Networks

- DayPQ: Dynamic Layerwise Pruning and Quantization for LLM Inference Acceleration Y. Xu, M. Li, Z. Zhuo, Q. Zhi, T. Jia, and M. Wang 1712
- Hardware Acceleration of Kolmogorov–Arnold Network (KAN) in Large-Scale Systems W.-H. Huang, J. Jia, Y. Kong, F. Waqar, T.-H. Wen, M.-F. Chang, and S. Yu 1723
- HiRe: A Hierarchical Reconfigurable Architecture for Large-Scale Multichiplet DNN Accelerators Z. Chen, J. Zhang, D. Lyu, H. Chen, J. Jiang, W. Sheng, C. Zhang, and G. He 1736

Digital Circuits

- Algorithm and Architecture of a Channel-Correlation-Resistant Massive MIMO Detector Based on Expectation Propagation Y.-L. Tsai, W.-Y. Lin, C.-A. Shen, and Y.-H. Huang 1750
- DyTopK: Accelerating Top-K SpMV on Embedded FPGAs via Dynamic Floating-Point Quantization S. Yao, J. Liu, L. Shen, and Z. Chen 1762
- Model-Hardware Co-Design of Depthwise Separable Convolution With Interlayer Pipelining for Stereo Matching ... Z. Guo, Y. Wang, W. Sun, J. Ruan, Y. Han, and S. Chen 1772
- A High-Performance ML-KEM Architecture With Task-Level Parallelism ... P. Fan, Z. Yan, W. Guan, and L. Liang 1786
- Glitch-Aware Optimization of 4-2 Compressor-Based Approximate Multipliers T. Li, T. Wu, A. Liu, H. Jiang, J. Jiang, Q. Wang, and Z. Mao 1800
- Overflow-Driven Dynamic Precision Scaling Fixed-Point Multiply-Accumulator Unit A. Fasolino, R. Liguori, L. Di Benedetto, A. Rubino, and G. D. Licciardo 1814

(Contents Continued on Back Cover)



<i>Electronic Design Automation</i>	
Finetune Chiplet Design Floorplan via KuanNet	X. Wang, Z. Zhou, and Y. Yi 1823
A Generalized Design Methodology for Multi-Input Collaborative-Flip Synchronized Switch Harvesting on Capacitors: From Theory to Optimization Strategy	J. Wang, Y. Yang, J. Zhao, Z. Li, Y. Zhang, K. Yang, J. Yao, X. Zeng, and Y. Guo 1837
<i>Emerging Technologies</i>	
Metal Stack Exploration for Front- Versus Back-Side Clock and Signal Allocation for Advanced CMOS PPA Improvements	N. Gupta, S. Oruganti, S. S. T. Nibhanupudi, A. A. Kedilaya, X. Zhang, and J. P. Kulkarni 1848
ParaPM: Efficient Hardware Accelerator for Postquantum Signature With High-Performance Polynomial Multiplier	Y. Zhao, G. Du, X. Wang, Y. Yin, D. Zhang, and Z. Li 1857
A Cryo-CMOS 4–5.9-GHz Fractional-N Cascaded PLL Achieving 36.9-fsrms Integrated Jitter and –69.1-dBc Fractional Spur	W. Huang, X. Liu, G. Gu, T. Li, W. Wang, Y. Zheng, Z. Wang, Y. Guo, and H. Jiang 1867
<i>Neuromorphic</i>	
Design of a 65-nm CMOS Neuromorphic Circuit for Sequential Alphanumeric Pattern Detection With Experimental Verification	V. Upadhyay, N. Singhal, B. S. Makhdoomi, V. Saxena, R. K. Ranjan, and S.-M. Kang 1877
<i>Processing in and Near Memory</i>	
Exploiting Hardware Nonidealities for Robust Low-Precision Ensembles on ACIM	D. Lee and T.-H. Kim 1889
A 65-nm 3T2R ReRAM Computing-in-Memory Macro Using a 4-bit 1-GS/s Two-Stage Pipelined 2-bit Output Comparator With a Successive Approximation-Like Architecture	X. Zhang, J. Zhang, Y. Chen, W. Sun, and T.-H. Kim 1902
<i>Processor Design</i>	
RLRM: Reinforcement Learning-Based Routing for Ring-Augmented Mesh NoC	J. Fang, J. Guo, Y. He, and Q. Ming 1916
<i>Reconfigurable Computing</i>	
High-Accuracy, Low-Utilization Multichannel 2-ps Bin Size FPGA Digital-to-Time Converter Based on Compact Multidimensional Delay Array	P. Chen, J. A. Wijaya, C. Chen, X. Wen, and S. Holst 1930
<i>Security</i>	
A Revision of the Quality Metrics of Physical Unclonable Functions	S. V. Gutierrez, E.-I. Vatajelu, and G. Di Natale 1940
<i>Testing and Reliability</i>	
A Data-Driven Approach to Online Fault Detection in RRAM-Based Neuromorphic Hardware Using Adversarial-Inspired Test	M. Cheng, X.-C. Li, and D. Keezer 1953
A Multimode Built-In Self-Test Circuit for Sequential Cell Timing Characteristics Based on Digital-to-Time Converter	W. Cai, Y. Zhao, Z. Chen, P. Zheng, Y. Cui, W. Zou, X. Zou, C. Zhuo, and L. Zhang 1965
A Fast Injection and Low-Overhead Compensation Method for IR-Drop in RRAM-Based CNN In-Memory Computing	D. Wei, J. Qu, Y. Zeng, D. Zhang, and L. Qiao 1978
TRANSACTIONS BRIEFS	
A Compact Inverter-Based Neural Amplifier With Local and System Dual CMFB Loops Through Paralleled Pseudo Transconductors	L. Zhu, W. Wang, Z. Zhou, and K. Wang 1991
A 54.1–387.5- μ W 65-nm Multimodal SoC Integrating a Custom CISC Core for Edge IoT Applications	N. Wu, S. Wang, T. Tian, Z. Wang, Y. Guo, and H. Jiang 1995
Highly Reliable RRAM-Based Physical Unclonable Function With Auto-Write Technique	L. Ni, S. Wu, J. Pu, S. Xin, A. Wang, X. Chen, Z. Lai, and Y. Meng 2000
Thermal Insights of 3-D BS-PDN in Cloud Server SoC Using TCAD Modeling	N. Kumar, S. Mishra, H. Oprins, J. Myers, J. Ryckaert, P. Woltgens, and D. Biswas 2005
Venusian: Rapid Wireless Baseband Validation via High-Level Programming and FPGA-Based RISC-V Accelerator Co-Design	L. Jiang, Y. Shi, Y. Shen, Y. Liu, S. Cao, Z. Jiang, and S. Zhou 2010
FANE: FPGA-Based FP8 Approximate Neural Network Engine	H. Bao, S. Tang, J. Li, A. Sadaqa, R. Chen, M. Ling, and B. da Silva 2015
A Fast Convergence Background Calibration Technique for Gain Nonlinearity in Pipeline ADCs	Q. Wang, X. Peng, Z. Lu, Y. Peng, and H. Tang 2020
ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine	S. Kumar, A. S. Nair, B. Chaudhary, M. Lokhande, and S. K. Vishvakarma 2025
